Hardware-minimal arm-current stress test for double half-bridge submodules in modular multilevel converters
2026 · Journal of Power Electronics
저자
Seung-Yong Lee, Da-Yae Yoon, Donghwan Lee, 최성휘 (Shenghui Cui), Sanghyun KIM, Jae-Jung Jung
연구주제
HVDC Systems and Fault Protection · Multilevel Inverters and Converters
NTIS 과학기술표준분류
에너지/자원만에너지·환경·원자력 확장
배정 근거: AI 키워드가 잡은 NTIS 과제의 분류(정책 연계 맵과 같은 방법).
AI 연구 키워드·방법
electric propulsion ship 모듈형 멀티레벨 컨버터(MMC) 서브모듈 시험
키워드 (OpenAlex)
modular multilevel converter load testing electric ships
초록
The double submodule (DSM), which integrates two series-connected half-bridges within a single submodule, has gained attention as a compact and space-efficient building block for the modular multilevel converters (MMCs) used in constrained environments such as urban power-conversion stations and electric ship propulsion systems. Reliable DSM operation must be verified under realistic loading conditions. However, existing submodule (SM) test approaches, including mission profile emulations (MPEs) and power-hardware-in-the-loop simulations (PHILS), are unsuitable for DSMs. When applied to DSMs, these approaches require a high-voltage power amplifier with an output capability exceeding twice the dc rating of an equivalent single SM, which significantly increases implementation complexity. This paper proposes a DSM-based loading-test method that eliminates the need for an auxiliary high-volt…
이 논문을 지원한 국가R&D 과제 (NTIS 성과)
NTIS 성과DB(2020–24)에서 DOI 매칭 없음
인접 그래프
노드 hover = 이웃 강조 · 1회 클릭 = 고정 · 고정된 노드 다시 클릭 = 페이지 이동
이 문서와 연결된 페이지
교수 1
연구주제 1
HVDC Systems and Fault Protection