SNUEI

Modeling and Improvement of Heat-Flow Paths Inside 3D-nand First-Level Packages With Internal Metal Structures

2026 · IEEE Transactions on Electron Devices

저자

Hobeom Han, Jung Su Yoon, Eun Pyo Hong, Suk‐Kang Sung, 윤상원 (Sang Won Yoon)

연구주제

Silicon Carbide Semiconductor Technologies

NTIS 과학기술표준분류

에너지/자원만에너지·환경·원자력 확장

지원 과제·AI 키워드로 잡을 근거가 없어 분류하지 않았다.

AI 연구 키워드·방법

3d nand flash package heat flow path semiconductor package thermal management solid state drive

유한요소 해석(FEA) infrared thermography thermal network modeling

키워드 (OpenAlex)

3D NAND flash memory thermal management heat flow path heat spreader thermal pads epoxy molding compound printed circuit boards thermal network model

초록

Rising interface speeds and compact form factors have pushednandflash solid-state drives (SSDs) toward their thermal limits. This work establishes a package-accurate thermal framework that integrates experiments, finite-element method (FEM) simulations, and a compact network model to guide first-level package (FLP) design. A detailed 3-D model of a commercialnandmodule was constructed and validated against decapsulated package measurements using an optical-fiber thermal sensor and infrared (IR) imaging, reproducing the measured saturation temperature near$80~^{\circ }$C. The calibrated model reveals two dominant heat-flow paths—upward through the epoxy molding compound (EMC) and downward through solder joints into the printed-circuit board (PCB)—with the EMC and PCB identified as primary resistance bottlenecks. To address these limits, four embedded-metal designs were proposed. Compared …

이 논문을 지원한 국가R&D 과제 (NTIS 성과)

NTIS 성과DB(2020–24)에서 DOI 매칭 없음

인접 그래프

노드 hover = 이웃 강조 · 1회 클릭 = 고정 · 고정된 노드 다시 클릭 = 페이지 이동

이 문서와 연결된 페이지

교수 1

윤상원

연구주제 1

Silicon Carbide Semiconductor Technologies

방법 1

유한요소 해석(FEA)